

MOS INTEGRATED CIRCUIT $\mu PD23C16000BL$

16M-BIT MASK-PROGRAMMABLE ROM 2M-WORD BY 8-BIT (BYTE MODE) / 1M-WORD BY 16-BIT (WORD MODE)

Description

The μ PD23C16000BL is a 16,777,216 bits mask-programmable ROM. The word organization is selectable (BYTE mode : 2,097,152 words by 8 bits, WORD mode : 1,048,576 words by 16 bits).

The active levels of OE (Output Enable Input) can be selected with mask-option.

The μ PD23C16000BL is packed in 48-pin PLASTIC TSOP(I) and 44-pin PLASTIC SOP.

Features

Word organization

2,097,152 words by 8 bits (BYTE mode)

1,048,576 words by 16 bits (WORD mode)

• Operating supply voltage: Vcc = 2.7 V to 3.6 V

Operating supply voltage	Access time	Power supply current (Active mode)	Standby current (CMOS level input)
Vcc	ns (MAX.)	mA(MAX.)	μA(MAX.)
$3.0~\text{V}\pm0.3~\text{V}$	90	30	30
$3.3~V \pm 0.3~V$	85		

Ordering Information

	Part Number	Package
	μPD23C16000BLGY-xxx-MJH	48-pin PLASTIC TSOP(I) (12 x 18) (Normal bent)
	μ PD23C16000BLGY-xxx-MKH	48-pin PLASTIC TSOP(I) (12 x 18) (Reverse bent)
۲	μ PD23C16000BLGX-xxx $^{ m Note}$	44-pin PLASTIC SOP (15.24 mm (600))

Note Under development

(xxx: ROM code suffix No.)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Pin Configurations

/xxx indicates active low signal.

48-pin PLASTIC TSOP(I) (12 x 18) (Normal bent) $[\mu PD23C16000BLGY-xxx-MJH]$

Marking Side WORD, /BYTE ○ -⊖ GND 2 47 - GND A16 O A15 🔾 3 46 O15, A-1 **-**O 07 A14 O-45 A13 O-44 **-**○ **0**14 6 -○ 06 A12 O-43 A11 O-42 **O**13 A10 O-**-**○ O5 9 A9 🔾 **-**○ 012 40 10 39 **-**○ 04 A8 O-A19 🔾 11 - Vcc NC O 12 37 -○ Vcc → NC NC O 13 36 **-**O 011 A18 O-14 35 A17 🔾 15 34 **-**○ 03 A7 🔾 16 33 **-**○ 010 A6 O-17 32 -O 02 A5 O-18 31 -0 **O**9 **-**○ 01 A4 O-19 30 A3 🔾 20 29 **-**○ 08 21 **-**O 00 A2 O-28 A1 O-22 27 → /OE or OE or DC 23 - GND A0 O 26 /CE O 24 25 -O GND

A0 to A19 : Address inputs O0 to O7, O8 to O14 : Data outputs

O15, A-1 : Data output 15 (WORD mode),

LSB Address input (BYTE mode)

WORD, /BYTE : Mode select
/CE : Chip Enable
/OE or OE : Output Enable
Vcc : Supply voltage
GND : Ground

. Gloulia

NC No Connection
DC : No Connection
: Don't Care

Note Some signals can be applied because this pin is not connected to the inside of the chip.

Remark Refer to Package Drawings for the 1-pin index mark.

48-pin PLASTIC TSOP(I) (12 x 18) (Reverse bent) [μ PD23C16000BLGY-xxx-MKH]

Marking Side GND ()-48 ─ WORD, /BYTE GND O-47 2 -○ A16 O15, A−1 ○-46 3 → A15 07 🔾 45 - ○ A14 O14 O-44 5 - ○ A13 43 6 -○ A12 06 🔾 O13 🔾 42 7 -○ A11 41 05 ○-8 -○ A10 012 ()-40 9 - A9 04 ○-39 10 —○ A8 Vcc O-38 11 —○ A19 Vcc 🔾 37 12 → NC NC O 36 13 O NC 011 🔾 35 14 - ○ A18 03 ○-34 15 - ○ A17 33 010 ○-16 -○ A7 O2 O-32 17 --○ A6 31 - O A5 09 ○-18 01 🔾 30 19 - ○ A4 08 ○-29 20 O0 O-28 —○ A2 21 /OE or OE or DC ○-27 22 - O A1 GND O-26 23 —○ A0 25 -○ /CE GND (24

A0 to A19 : Address inputs O0 to O7, O8 to O14 : Data outputs

O15, A–1 : Data output 15 (WORD mode),

LSB Address input (BYTE mode)

WORD, /BYTE : Mode select
/CE : Chip Enable
/OE or OE : Output Enable
Vcc : Supply voltage


GND : Ground

NC No Connection
DC : No Connection

Note Some signals can be applied because this pin is not connected to the inside of the chip.

Remark Refer to Package Drawings for the 1-pin index mark.

44-pin PLASTIC SOP (15.24 mm (600)) [μPD23C16000BLGX-xxx]



A0 to A19 : Address inputs O0 to O7, O8 to O14 : Data outputs

O15, A–1 : Data output 15 (WORD mode),

LSB Address input (BYTE mode)

WORD, /BYTE : Mode select
/CE : Chip Enable
/OE or OE : Output Enable
Vcc : Supply voltage

GND : Ground

NC No Connection
DC : No Connection
Care

Note Some signals can be applied because this pin is not connected to the inside of the chip.

Remark Refer to Package Drawings for the 1-pin index mark.




Input / Output Pin Functions

Pin name	Input / Output	Function
WORD, /BYTE	Input	The pin for switching WORD mode and BYTE mode.
		High level: WORD mode (1M-word by 16-bit)
		Low level : BYTE mode (2M-word by 8-bit)
A0 to A19	Input	Address input pins.
(Address inputs)		A0 to A19 are used differently in the WORD mode and the BYTE mode.
		WORD mode (1M-word by 16-bit)
		A0 to A19 are used as 20 bits address signals.
		BYTE mode (2M-word by 8-bit)
		A0 to A19 are used as the upper 20 bits of total 21 bits of address signal.
		(The least significant bit (A–1) is combined to O15.)
O0 to O7, O8 to O14	Output	Data output pins.
(Data outputs)		O0 to O7, O8 to O14 are used differently in the WORD mode and the BYTE mode.
		WORD mode (1M-word by 16-bit)
		The lower 15 bits of 16 bits data outputs to O0 to O14.
		(The most significant bit (O15) combined to A–1.)
		BYTE mode (2M-word by 8-bit)
		8 bits data outputs to O0 to O7 and also O8 to O14 are high impedance.
O15, A-1	Output, Input	O15, A–1 are used differently in the WORD mode and the BYTE mode.
(Data output 15,		WORD mode (1M-word by 16-bit)
LSB Address input)		The most significant output data bus (O15).
		BYTE mode (2M-word by 8-bit)
		The least significant address bus (A–1).
/CE	Input	Chip activating signal.
(Chip Enable)		When the OE is active, output states are following.
		High level : High-Z
		Low level : Data out
/OE or OE or DC	Input	Output enable signal. The active level of OE is mask option. The active level of OE
(Output Enable, Don't care)		can be selected from high active, low active and Don't care at order.
Vcc	_	Supply voltage
GND	_	Ground
NC		Not internally connected. (The signal can be connected.)



Block Diagram





Mask Option

The active levels of output enable pin (/OE or OE or DC) are mask programmable and optional, and can be selected from among " 0 " " 1 " " x " shown in the table below.

Option	/OE or OE or DC	OE active level
0	/OE	L
1	OE	Н
х	DC	Don't care

Operation modes for each option are shown in the tables below.

Operation mode (Option: 0)

/CE	/OE	Mode	Output state
L	L	Active	Data out
	Н		High-Z
Н	H or L	Standby	High-Z

Operation mode (Option : 1)

/CE	OE	Mode	Output state
L	L	Active	High-Z
	Н		Data out
Н	H or L	Standby	High-Z

Operation mode (Option : x)

/CE	DC	Mode	Output state
L	H or L Active		Data out
Н	H or L	Standby	High-Z

Remark L: Low level input

H: High level input



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.3 to +4.6	V
Input voltage	Vı		-0.3 to Vcc+0.3	V
Output voltage	Vo		-0.3 to Vcc+0.3	V
Operating ambient temperature	TA		-10 to +70	°C
Storage temperature	T _{stg}		–65 to +150	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (TA = 25 °C)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Сі				10	pF
Output capacitance	Co	f = 1 MHz			12	pF

DC Characteristics (TA = -10 to +70 °C, Vcc = 2.7 to 3.6 V)

Parameter	Symbol	Test cond	MIN.	TYP.	MAX.	Unit	
High level input voltage	VIH			2.0		Vcc + 0.3	V
Low level input voltage	VıL	Vcc = 3.0 V ± 0.3 V		-0.3		+0.5	V
		$Vcc = 3.3 V \pm 0.3 V$		-0.3		+0.8	
High level output voltage	Vон	Ioн = -100 μA		2.4			V
Low level output voltage	Vol	IoL = 2.1 mA	IoL = 2.1 mA			0.4	V
Input leakage current	lu	V _I = 0 V to V _{CC}		-10		+10	μΑ
Output leakage current	ILO	Vo = 0 V to Vcc, Chip des	elected	-10		+10	μΑ
Power supply current	Icc1	/CE = V_{IL} (Active mode), $V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$				30	mA
		Io = 0 mA	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			30	
Standby current	Іссз	/CE = Vcc - 0.2 V (Stand			30	μΑ	



AC Characteristics (TA = -10 to +70 °C, Vcc = 2.7 to 3.6 V)

	Parameter	Symbol	Test condition	Vcc	= 3.0 V ± 0).3 V	Vcc	= 3.3 V ± 0).3 V	Unit
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
	Address access time	tacc				90			85	ns
*	Address skew time	tskew	Note			10			10	ns
	Chip enable access time	t ce				90			85	ns
	Output enable access time	t oe				25			25	ns
	Output hold time	tон		0			0			ns
	Output disable time	t DF		0		25	0		25	ns
	WORD, /BYTE access time	twв				90			85	ns


- **★ Note** tskew indicates the following three types of time depending on the condition.
 - 1) When switching /CE from high level to low level, tskew is the time from the /CE low level input point until the next address is determined.
 - 2) When switching /CE from low level to high level, tskew is the time from the address change start point to the /CE high level input point.
 - 3) When /CE is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CE is active, tskew is not subject to limitations when /CE is switched from high level to low level following address determination, or when the address is changed after /CE is switched from low level to high level.


Remark to F is the time from inactivation of Chip Enable input (/CE) or Output Enable input (/OE or OE) to high impedance state output.

AC Test Conditions

Input waveform (Rise / Fall time ≤ 5 ns)



Output waveform



Output load

1TTL + 100 pF




★ Cautions on power application


To ensure normal operation, always apply power using /CE following the procedure shown below.

- 1) Input a high level to /CE during and after power application.
- 2) Hold the high level input to /CE for 200 ns or longer (wait time).
- 3) Start normal operation after the wait time has elapsed.

Power Application Timing Chart 1 (When /CE is made high at power application)




Power Application Timing Chart 2 (When /CE is made high after power application)




Caution Other signals can be either high or low during the wait time.

★ Read Cycle Timing Chart



- Notes 1. During WORD mode, A-1 is O15.
 - 2. top is the time from inactivation of Chip Enable input (/CE) or Output Enable input (/OE or OE) to high impedance state output.
 - 3. During BYTE mode, O8 to O14 are high impedance and O15 is A-1.

WORD, /BYTE Switch Timing Chart





Remark Chip Enable (/CE) and Output Enable (/OE or OE): Active.





Package Drawings

48-PIN PLASTIC TSOP(I) (12x18)










NOTES


- Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash: 12.4 mm MAX.)


ITEM	MILLIMETERS
A	12.0±0.1
В	0.45 MAX.
С	0.5 (T.P.)
D	0.22±0.05
Е	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
ı	16.4±0.1
J	0.8±0.2
K	0.145±0.05
L	0.5
М	0.10
N	0.10
Р	18.0±0.2
Q	3°+5° -3°
R	0.25
S	0.60±0.15


S48GY-50-MJH1-1

48-PIN PLASTIC TSOP(I) (12x18)










NOTES

- 1. Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash: 12.4 mm MAX.)

ITEM	MILLIMETERS		
Α	12.0±0.1		
В	0.45 MAX.		
С	0.5 (T.P.)		
D	0.22±0.05		
Е	0.1±0.05		
F	1.2 MAX.		
G	1.0±0.05		
I	16.4±0.1		
J	0.8±0.2		
K	0.145±0.05		
L	0.5		
М	0.10		
N	0.10		
Р	18.0±0.2		
Q	3°+5°		
R	0.25		
S	0.60±0.15		


S48GY-50-MKH1-1


44-PIN PLASTIC SOP (15.24 mm (600))



detail of lead end







NOTE

Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS		
Α	27.83 ^{+0.4} _{-0.05}		
В	0.78 MAX.		
С	1.27 (T.P.)		
D	$0.42^{+0.08}_{-0.07}$		
Е	0.15±0.1		
F	3.0 MAX.		
G	2.7±0.05		
Н	16.04±0.3		
ı	13.24±0.1		
J	1.4±0.2		
K	$0.22^{+0.08}_{-0.07}$		
L	0.8±0.2		
М	0.12		
N	0.10		
Р	3°+7° -3°		

P44GX-50-600A-4



Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD23C16000BL.

Types of Surface Mount Device

 μ PD23C16000BLGY-MJH : 48-pin PLASTIC TSOP(I) (12 x 18) (Normal bent) μ PD23C16000BLGY-MKH : 48-pin PLASTIC TSOP(I) (12 x 18) (Reverse bent)

 μ PD23C16000BLGX : 44-pin PLASTIC SOP (15.24 mm (600))



Revision History

Edition/	Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition \rightarrow This edition)
	edition	edition			
4th edition/	Throughout	Throughout	Modification		Preliminary Data Sheet → Data Sheet
Mar. 2003	p.1	p.1	Addition	Ordering Information	Under development (44-pin PLASTIC SOP)
	p.9	p.9	Addition	AC Characteristics	Address skew time (tskew)
					Note
	p.10	-	Addition		Cautions on power application
	p.11	p.10	Modification		Read Cycle Timing Chart



[MEMO]



[MEMO]

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF THE APPLIED WAVEFORM OF INPUT PINS AND THE UNUSED INPUT PINS FOR CMOS

Note:

Input levels of CMOS devices must be fixed. CMOS devices behave differently than Bipolar or NMOS devices. If the input of a CMOS device stays in an area that is between VIL (MAX.) and VIH (MIN.) due to the effects of noise or some other irregularity, malfunction may result. Therefore, not only the input waveform is fixed, but also the waveform changes, it is important to use the CMOS device under AC test conditions. For unused input pins in particular, CMOS devices should not be operated in a state where nothing is connected, so input levels of CMOS devices must be fixed to high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.